This paper presents an adaptive cache architecture for wide-range reliable low-voltage operations. The proposed associativityreconfigurable cache consists of pairs of cache ways so that it can exploit the recovery feature of the novel 7T/14T SRAM cell. Each pair has two operating modes that can be selected based upon the required voltage level of current operating conditions: normal mode for high performance and dependable mode for reliable low-voltage operations. We can obtain reliable low-voltage operations by application of the dependable mode to weaker pairs that cannot operate reliably at low voltages. Meanwhile leaving stronger pairs in the normal mode, we can minimize performance losses. Our chip measurement results show that the proposed cache can trade off its associativity with the minimum operating voltage. Moreover, it can decrease the minimum operating voltage by 140 mV achieving 67.48% and 26.70% reduction of the power dissipation and energy per instruction. Processor simulation results show that designing the on-chip caches using the proposed scheme results in 2.95% maximum IPC losses, but it can be chosen various performance levels. Area estimation results show that the proposed cache adds area overhead of 1.61% and 5.49% in 32-KB and 256-KB caches, respectively. key words: low-voltage adaptive cache design, reconfiguring associativity, dynamic voltage frequency scaling, 7T/14T SRAM
Introduction
Feature size in transistors continues to shrink along with the advance of process technology, achieving higher integration density and lower per-transistor cost. The transistor count of a current state-of-the-art microprocessor reaches several billion. In such a situation, power efficiency has become one of the most important design decisions even for highperformance system on chip (SoC) designs. In particular, large on-chip caches account for a great fraction of total processor power dissipation [2] , [3] .
Reducing the power supply voltage has been an extremely efficient technique to reduce the power dissipation. It is for this reason that the power management features based on Dynamic Voltage Frequency Scaling (DVFS), which reduce the supply voltage to various levels depending on current workload requirements, are extensively used [4] - [7] . However, ongoing technology scaling increases the variations in different device parameters and creates a conManuscript received August 7, 2012 . Manuscript revised November 3, 2012. † The authors are with Kobe University, Kobe-shi, 657-8501 Japan.
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a) E-mail: jung@cs28.cs.kobe-u.ac.jp DOI: 10.1587/transele.E96.C.528 siderable spread in a transistor threshold voltage, mainly because of random dopant fluctuation (RDF), which has deviation that is inversely proportional to the square of a channel area [8] . Such variations strongly affect functionality and reliability at low voltages [9] , [10] . This situation yields severe problems, particularly in SRAM, because minimum-sized transistors are used in its design. Device mismatching between transistors in SRAM caused by the process variations make the memory cell unreliable, which results in increased cell failures (read failure, write failure, and access time failure) [11] . In addition, the minimum operating voltage (V min ) tends to increase according to technology scaling [2] : a low V min decreases read/write margins in SRAM and reliability deterioration arises. To make matters worse, SRAMs occupy a substantial fraction of the total die area and transistor count in processors [16] . Consequently, a large SRAM block such as the last level cache (LLC) determines the V min of the whole processor and restricts voltage scaling. This in turn decreases the range of supply voltage and precludes the exploitation of aggressive DVFS.
Several studies have been conducted for the reliable low-voltage cache operations [12] - [16] . Shirvani et al. proposed the PADed cache in [12] , which uses a programmable address decoder and programs it to substitute erratic cache lines with non-faulty cache lines. Agarwal et al. presented a similar technique in [13] . Their architecture uses an online built-in-self-test (BIST) to specify the location of faults at low voltages and then programs column multiplexers not to select the faulty cache lines. However, these techniques are unable to deal with a great deal of erratic cache lines at low voltages.
Makhzan et al. presented the low voltage cache architecture which adds two spare SRAM blocks, one for locating the defective cache line and one for redundant cache line to substitute the defective cache line [14] . Nevertheless, their technique would need very large spare blocks to cover the excessively increased faulty cache lines at low voltages. Moreover, a large proportion of the redundant cache lines in the spare blocks are inefficient in low failure rate situation.
Kim et al. proposed a scalable multi-bit error protecting scheme which uses spare SRAM leverages two-dimensional error coding [15] . However, the capability of their architecture to improve cache reliability is strongly restricted the number and locations of erratic bits, which are randomly distributed in the entire cache because of RDF. This tech- [16] . WDIS scheme produces a nonfaulty cache line combining two consecutive cache lines in the low voltage operations, while BFIX scheme leverages a quarter of cache lines to recover the erratic bits in other cache lines. However, these schemes incur cycle penalties and need dedicated circuitries which consume large amount of energy. In addition, because both the WDIS and BFIX have only two operating modes, it cannot fulfill the various requirements of the power and performance level in a variety of workloads.
In this paper, we propose the associativity-reconfigurable cache using the 7-Transistor/14-Transistor SRAM (7T/14T SRAM) which has the operating margin enhancing feature for unreliable SRAM cells at low voltages. Our proposed cache reduces the V min of the entire cache by tradingoff its associativity (the number of cache ways) and capacity. The proposed N-way set-associative cache can be reconfigured depending on the required degree of low-voltage reliability and processor performance. Its associativity can be chosen between N/2 and N achieving the desired V min for end performance. This reconfigurability in the cache associativity therefore provides reliable low-voltage operations for required performance and voltage levels, delivering the reduced power dissipation and improved energy efficiency. Furthermore, the proposed cache makes it possible to leverage optimal cache configuration in DVFS.
The remainder of the paper is organized as follows: Sect. 2 provides basic information about the 7T/14T SRAM cell, of which recovery features are utilized in our proposed cache. Sections 3 and 4 present details of the proposed associativity-reconfigurable cache. Section 5 presents our experimental methodologies and evaluation results of the proposed cache. Finally we give some concluding remarks in Sect. 6.
7T/14T SRAM
We have proposed the 7T/14T SRAM ell [17] . Figure 1 shows a schematic view of 7T/14T SRAM: two pMOS transistors (M20 and M21) are connected to internal nodes (N00 and N10, N01 and N11) in a pair of the conventional 6-Transistor (6T) memory cells. The structure of 7T/14T SRAM thereby achieves an additional operating mode which is designated as the dependable mode along with the typical operating mode, the normal mode. In the dependable mode, 7T/14T SRAM features margin enhancements by combining two memory cells, especially in a lowvoltage region. Two modes in 7T/14T SRAM can be summarized as shown in Table 1 .
In the normal mode, a one-bit data is stored in one memory cell, which is more area-efficient. In the dependable read mode, only one wordline is asserted to gain a large β ratio (a ratio of two driver transistors' total size to one access transistor size). An SRAM cell with no static noise margin [18] is recovered by the other SRAM cell through the two connecting pMOS transistors. In the dependable write mode, a data is written into a pair of memory cells by asserting both wordlines, which averages and mitigates the write margin degradation. Not only these margin enhancing features, 7T/14T SRAM in the dependable mode also shows lower bit error rates (BER), which is a metric of the SRAM failure rate, than traditional approaches to improve SRAM reliability such as error correcting codes (ECC) or hardware redundancy based techniques [17] . In addition, the dependable mode has better soft-error tolerance because its internal node has more capacitance [19] .
The normal mode and the dependable mode of 7T/14T SRAM can be switched according to the operating voltage, power limit, and required voltage margin in the current operating condition. If 7T/14T SRAM has sufficient operating margins or higher performance is needed, then its recovery feature can be inactivated by negating two additional pMOS transistors. If there are needs for low-voltage reliability to reduce power dissipation or higher dependability, we can change its operating mode to the dependable mode. This mode transition of 7T/14T SRAM can be conducted dynamically by appropriate control of CTRL line in Fig. 1 without rebooting the entire system. Therefore the operating mode to suit the requirements of application can be chosen according to current operating conditions, such as operating voltage and power dissipation.
As mentioned above, a one-bit data is stored in two memory cells in the dependable mode. Although the area efficiency is decreased, the quality of the information is improved from that of the normal mode. We designate this concept as 'quality of a bit (QoB)', in which the operating voltage, power, and BER are controlled as attributes of one-bit information [20] .
Associativity-Reconfigurable Cache
In this section, we describe the proposed associativityreconfigurable cache scheme. Many modern microprocessors have DVFS features and multiple operating modes such as high-performance/high-voltage modes and lowpower/low-voltage modes [4] - [7] . These multiple operating modes provide optimal performance and power consumption with respect to current operating workloads. However, V min of large caches in microprocessors limit the use of wide range of voltage levels. This limitation makes it difficult to realize optimal DVFS control.
In the proposed associativity-reconfigurable cache, consecutive odd-even cache ways pair up by exploiting the structure of 7T/14T SRAM cell. This way pair organization enables that the proposed cache can decrease its operating voltage to various voltage levels resulting in the reduction of power dissipation by changing its current cache configuration. Switching operating modes in 7T/14T SRAM is conducted with respect to these way pairs. Figure 2 shows the voltage reduction mechanism of the proposed associativity-reconfigurable cache. The V min of the entire cache is determined by the way pair which has the highest value of V min [8] . In the proposed cache, Cache V min reduction is achieved by application of the dependable mode of 7T/14T SRAM to the way pair with the highest value of V min . If all the way pairs enter the dependable mode, the proposed cache can fully exploit the margin enhancement feature of 7T/14T SRAM, resulting in the lowest value of the V min it can achieve.
To ascertain the V min of each way pair, we use a boottime low-voltage memory test [21] . The memory test is performed with respect to the way pair of the proposed cache decreasing the testing voltage in the normal mode and the dependable mode, respectively. We assume that the memory test is performed using 10 mV voltage steps [22] . The testing voltage on which the defective cache lines are detected at first is the V min of way pair. Once defective cache lines are detected, then the current testing voltage and the way pair number are stored in cache controller. Next, testing is executed in the dependable mode and V min of each way pair in the dependable mode is also stored. Based on these Fig. 2 Conceptual view of the V min reduction by the proposed associativity-reconfigurable cache. stored value of each way pair's V min , the cache controller selects way pairs to which the dependable mode is applied according to the desired voltage and performance level.
Organization of the Proposed Cache Using 7T/14T SRAM
The N-way set associative cache using the proposed scheme can change its associativity between N/2 and N. Once the operating system and DVFS controllers choose the power mode based on the current operating conditions and thereby the operating voltage for the current workload, the proposed cache reconfigures its associativity to accommodate the selected voltage level. Figures 3 and 4 describe the organization of the proposed cache. Adjacent two odd-even cache ways compose a pair of odd-even ways: a way pair. These way pairs enable exploitation of the dependent feature of 7T/14T SRAM for adaptive cache design with a wide range of operating voltages. If no need exists to leverage the enhanced reliability of the dependable mode (for instance, when the operating voltage margin is sufficient to operate properly or application software requires large cache capacity for high performance), the two ways in a pair operate separately in the normal mode, as shown in Fig. 3 . Figure 4 illustrates the case of the low-voltage operation mode. Oddeven ways in a way pair are logically bound together and constitute the dependable cache way that features enhanced operating margin, thereby enabling reliable low-voltage operations. Figure 5 illustrates detailed views of the dependable cache ways interleaving odd-even cache lines. A one-bit 4 An organization of the associativity-reconfigurable cache. Pair 0 operates in the dependable mode making one dependable way, whereas pair 1 operates in the normal mode; the entire cache operates as a 3-way set-associative cache in this example. data in the dependable way is made up of a pair of memory cells. Therefore, the capacity is halved and the associativity is decreased by one in a way pair, but improved reliability is obtainable. If the operation margins are sufficient, alternatively if high performance is a critical issue, then each way pair might be detached and be operated separately as described above.
The configuration of the proposed cache can be determined arbitrarily by activation or inactivation of corresponding control lines (CTRLs in Fig. 1 ). Which way pairs and how many way pairs to switch their mode to dependable mode can be parameterized. Appropriate associativity can be chosen by applying the dependable mode to some pairs of ways selectively. Therefore the desired voltage mode is obtainable.
In order to implement the proposed cache, it is necessary to use extended decoders as shown in Fig. 6 ; these are one n-to-2 n decoder and one n − 1-to-2 n−1 decoder (where n is a bit width of the cache index). In the normal mode, the upper n-to-2n decoder is activated. It drives each cache way independently. On the other hand, in the dependable mode, the n − 1-to-2 n−1 decoder is asserted in the dependable mode; a pair of odd-even ways comprises one dependable way. Operating as one dependable way, it is necessary to decide either the odd way or the even way in the way pair is chosen because the capacity is halved. The least significant bit (LSB) in the cache index is used to do so. If the LSB is 0, then the n − 1-to-2 n−1 decoder's output connected to the even way in the way pair, otherwise (if the LSB is 1) n − 1-to-2 n−1 decoder's output connected to the odd one.
Tag Array Organization
Cache tag arrays have relatively small capacity and therefore occupy a smaller fraction of the entire transistor budget compared with cache data arrays. For example, a simple tag array with valid and dirty bits is only 19 KB in the case of a 256 KB 8-way set-associative cache with 32-byte cache lines. This makes cache tag arrays typically have lower V min than data arrays have. However, because of the ever-increasing process variation, SRAM cell reliability is significantly degraded. In addition, data corruption in a cache tag because of unreliable low-voltage operations has severe negative impacts on the processor behavior. For example, a tag bit failure can cause cache hits to the wrong cache way, resulting in erratic read or write operations. Therefore we must handle even small SRAM arrays such as cache tag arrays.
In the proposed associativity-reconfigurable cache, the tag array is also implemented with 7T/14T SRAM. In the low operating-voltage mode, it pairs up odd-even ways and makes dependable ways along with its associated data array. Therefore the same control explained above can be carried out for mode transitions in the tag array.
Comparison with Traditional Approach
Traditionally, hardware redundancy based techniques have been widely used to improve yield and reliability at low voltages in on-chip cache design. For instance, many onchip caches include redundant columns and/or rows, spare SRAM blocks to replace the faulty cache lines [10] , [23] . Error coding techniques are also widely used to improve and correct erratic bits in cache lines and to improve reliability at low voltages [15] , [24] , [25] .
However, these traditional schemes cannot tolerate at high failure rate at low voltages due to the ever-increasing process variations. In addition, these schemes necessitate large spare SRAM blocks and/or some cycle penalties which have influence on the entire processor performance.
On the other hand, In virtue of the lower BER in the dependable mode of 7T/14T SRAM than that of the traditional schemes [17] , the proposed cache can achieve lower V min of the entire cache than the traditional approaches. Although the proposed cache downsizes its capacity and associativity for reliable low voltage operations, it cache can reconfigure its capacity and associativity when higher performance and large cache is needed. The proposed cache can easily change its configuration to suit the requirement of current operating conditions. In addition, the proposed cache does not incur the cycle overhead. Furthermore, the proposed scheme is transparent to other traditional schemes. We can easily use the proposed cache with combination of the traditional approaches to obtain much higher reliability improvements at low voltages.
Associativity Reconfiguration Mechanism
In this section, we describe the mode transition in the proposed cache and its associativity reconfiguration process. In the proposed cache, the way pairs change their operating mode to the dependable mode and produce dependable cache ways according to the desired performance and voltage level of current workloads. Once the operating system or DVFS controller decide to change the processor operating voltage, an appropriate cache configuration is chosen to achieve required performance voltage level. The cache controller then selects way pairs the dependable mode will be applied to for satisfying the desired operating voltage.
In typical write-back cache implementations, cache lines may be dirty and thereby include data that are not written back to next level in the processor's memory hierarchy. Therefore, it is necessary to write back dirty cache lines in the way pairs to the next level cache or main memory before the transitions to the low-voltage mode.
Although the transition target way pairs cannot be accessed during the reconfiguration process, there are still cache lines in the other way. Therefore the entire cache can operate and serve cache accesses during the transition process. Note that a set-associative cache has multiple cache lines in a set.
Transition to the Low-Voltage Mode
In a write-back cache, there might be cache lines marked as dirty in the target way pairs. We must address dirty cache lines in a way pair that is a target of the mode transition. To preserve data in these dirty cache lines, we must write them back prior to the cache line duplication, which will be described in Sect. 4.2. Figure 7 illustrates how to address these dirty cache lines in mode transition sequences. Note that we must write back only dirty cache lines in odd (even) indexed cache lines of even (odd) ways because of the opposite one will be copied and will therefore still be used after the mode transition. At first, we decide to apply the dependable mode for which way pairs are necessary to be switched to achieve the required voltage level. After the determination of way pairs, we examine whether the target way pair includes dirty cache lines in its cache ways. When target way pair includes Fig. 7 Illustration of the mode transition process. dirty cache lines, these dirty cache lines are migrated into the least recently used (LRU) cache lines in the same set. If the LRU cache lines are also dirty, these cache lines are written back to the write back queue preceding the migration process. If the dirty cache line in the target way pair itself is in the LRU state, then it will not be migrated but merely written back to the next level. Because the observation that dirty cache lines that reach the least recently used state hardly overwritten again [26] , the migration process imposes negligible performance overhead.
The transition time to the dependable mode depends on the number of dirty cache lines in the way pair. If all the cache lines are clean, then there is no need to write back cache lines to the next level in the memory hierarchy. However, it is necessary to write back all the cache lines in the worst case if every cache line in the target way pair is dirty. In addition, the number of dirty cache lines and their distribution depend on the current processor state and workloads. Therefore the mode transition time cannot be determined. To reduce the number of dirty cache lines, we can use the eager write-back techniques proposed in [26] . Additionally, for the predictable transition time, we may determine the hard limit of the number of dirty cache lines.
Simultaneous Cache Line Copy in Way Pairs
Once the transition to the dependable mode finishes, the way pair composes one dependable way. However, all the cache lines in the dependable way are invalid at this time because they include only irregular data, even though SRAM cell margin is enhanced. It is unpredictable what data are stored in the cache lines after the transition process to the dependable mode. Such unpredictability makes the entire associativity virtually decreased by 2, immediately after the mode transition.
To solve this problem, we leverage the simultaneous block-level copy feature of 7T/14T SRAM [27] . As the 7T/14T SRAM cell connects its internal nodes using additional pMOS transistors, it is possible to transfer data between two SRAM cells through its additional transistors. By appropriately controlling supply voltage rails, word lines and the CTRL signals in Fig. 1 , a block-level simultaneous copy function is realized. Entire copy sequences comprises four clock cycles [27] . Figure 8 shows how to use the simultaneous copy fea- ture of the 7T/14T SRAM in the proposed cache. As described above, a way pair comprises a dependable way at low voltages by interleaving its cache lines. Therefore, to solve the irregular data problem after the mode transition, even indexed cache lines in the odd numbered way are copied to odd indexed cache lines in it, and vice versa in the case of the even numbered way. The cache line duplication prevents the unpredictability of the data after the transition to dependable mode.
Transition to the High-Performance Mode
When the processor operating mode changes from lowvoltage mode to high-performance mode, the proposed cache increases its associativity. It can be conducted easily by inactivating the CTRL signal in Fig. 1 and changing the SRAM cell operating mode to the normal mode. Note that it is unnecessary to write back dirty cache lines in this case.
After transition to the high-performance mode, a dependable way produces two odd-even ways of which cache lines operates in the normal mode. At this time each consecutive cache line includes the same data, because two SRAM cells constituting the 7T/14T SRAM cell have the identical data. Because consecutive indexed cache lines are associated different memory addresses, we must flush this half of cache lines. It can be done by setting cache status bit to the "invalid" state.
Experimental Evaluations
In this section, we describe our experimental evaluations of the proposed associativity-reconfigurable cache. The baseline cache system configuration is presented in Table 2 . The minimum operating voltage (V min ) improvement of the proposed cache is evaluated based on measurement results. Then we estimate the power dissipation and the energy efficiency of the each operating modes in the proposed cache. We also analyze impacts on the processor's overall performance caused by the reconfiguration of associativity in the proposed cache. The mode transition time of the proposed cache is also evaluated. Finally, we estimate the area overhead of the proposed cache.
Minimum Operating Voltage Evaluation
We manufactured a 512-Kb 7T/14T SRAM macro using 65-nm CMOS technology. It consists of 32 16-Kb SRAM blocks. Figure 9 shows a layout of 16-Kb SRAM block and a die photograph of 512-Kb 7T/14T SRAM.
To evaluate the V min improvements in our proposed We measured one more 512-Kb SRAM macro to evaluate the tag arrays in the L1 and L2 caches. Figure 10 shows the measured V min s of each way pair in the 256-KB L2 cache tag and data arrays. In the normal mode, the measured V min s are 0.7 V, 0.66 V, 0.63 V and 0.59 V, respectively, whereas in the dependable mode, the respective values are reduced to 0.56 V, 0.54 V, 0.56 V and 0.53 V. As an 8-way L2 cache, the proposed cache can operate at 0.7 V. If Pair 0 changes its mode to the dependable mode, the proposed cache can operate at 0.66 V as 7-way cache. Similarly, the V min can be scaled by trading off the associativity. Figure 11 summarizes the V min scalability with respect to the operating associativity in the proposed cache. If all four way pairs enter the dependable mode, then the proposed cache can operate as a 4-way 128-KB cache at 0.56 V, achieving a 140 mV lower V min than the 8-way 256-KB in the normal mode. Applying the dependable mode in one way pair reduces V min by 30-40 mV. We also evaluated the V min of 32 KB 8-way set-associative cache in the same way. The 32-KB 8-way cache can operates in the normal mode at 0.62 V. This value is larger than the 6-way L2 cache's V min . Consequently, in the case in which the L2 cache operates as a 4-way 128-KB, 32-KB 8-way L1 caches enter the depend- able mode for achieving minimum V min . In this case, the L1 caches operate as 4-way 16-KB caches when the L2 cache operates as a 4-way 128-KB cache.
Power and Energy Efficiency
Based on the results of minimum operating voltage evaluations described in Sect. 5.1, we evaluated the power dissipation and the energy per instruction (EPI) of the proposed cache using a 65-nm process technology. We used our appropriately modified version of CACTI [29] , a tool widely used for cache modeling, to evaluate the power dissipation of the proposed cache. For estimation of dynamic power and EPI, we also performed SPICE simulations to determine the operating frequencies in each operating associativity of the proposed cache, under the assumption of 24 fanout-of-4 (FO4) inverter chain delay per cycle [28] . Figure 12 shows our evaluation results of power dissipation. By reconfiguring the operating associativity from 8 to 4, the power dissipation and EPI are reduced by 67.48% and 26.70%, respectively. It can be observed that the power dissipation and EPI of the proposed cache is reduced as the operating associativity is decreased. In other words, the proposed cache can trade off the power dissipation and the energy efficiency with the operating associativity. 
Processor Performance Evaluation
Since the proposed cache reduces the associativity and capacity in the low-operating voltage mode, it affects a cache hit rate and therefore the processor performance; it is necessary to evaluate the impact on the performance. To evaluate the impacts on the processor's overall performances, we conducted processor simulations using the proposed cache architecture with respect to various L2 cache configurations. We used the cycle accurate gem5 simulator [30] and choose 9 CINT and 14 CFP benchmarks from SPEC 2006 benchmark suite [31] . All simulations were executed for 2 billion instructions (with 1 billion warm-up period). We chose instructions per cycle (IPC) as the indicator of the processor performance. To investigate and quantify the impacts on the processor's overall performance caused by the reconfiguration of associativity and capacity in the proposed cache, we fixed the processor frequency in our performance evaluations. Table 3 shows baseline processor configuration used in our processor simulations. Figure 13 shows normalized instructions per cycle (IPCs) for each benchmark in SPEC2006 CINT and CFP relative to the normal mode, the 256 KB/8-way case. The IL1 and DL1 cache operate as 32 KB 8-way set-associative cache. The maximal IPC loss is 12.91% (a 4-way/128 KB case in gromacs). The IPC degradation is 0.72% on average when the dependable mode is applied to a single way pair and the cache associativity decreases by one. The average IPC degradation is 2.95% in the 128-KB 4-way L2 cache (in the case in which all the pairs operate in the dependable mode).
Transition Time Estimation
In this section, we evaluate the mode transition time of the proposed cache. As described in Sect. 4, the proposed cache migrates its dirty cache lines from the target way pair to the LRU way in the set when the transitions to the low-voltage operating modes occur. To estimate the mode transition time of the proposed cache, we first estimated the cache cycle time for the mode transition by CACTI [29] . In this estimation, we assumed that the proposed cache set the hard limit of its dirty cache lines on each way pair. We added four cycles to the entire migration cycles because the proposed cache duplicates the cache lines after the dirty cache line migrations.
We estimate the transition time with respect to the several number of dirty cache lines. The estimation results are shown in Table 4 . The estimation results show that up to 64 dirty cache line limits, the mode transition of the proposed cache can be executed within 1 μs.
Area Estimation
In this section, we present our evaluation results of the area overhead of the proposed cache architecture. The 7T memory cell area is 11% greater than that of the conventional 6T memory cell [17] . We referred [27] for peripheral circuitry overhead for simultaneous block level copy. We assumed that the dedicated decoders have a negligible impact on the overall area because they occupy a much smaller proportion than SRAM arrays in the entire transistor number.
We estimated the area overhead of the proposed cache in the 32-KB and 256-KB 8-way set-associative cache. We used our modified version of CACTI [29] for these estimations. The results are shown in Table 5 . In 65-nm process technology, the proposed cache imposes a 1.61% and 5.49% area overhead in 32-KB L1 and 256-KB L2 cache, respectively. Note that, for a small cache, the proposed cache adds a small area overhead because the fraction of the indispensable peripherals in area is relatively large.
Conclusion
In this paper, we proposed a novel adaptive cache design designated as the associativity-reconfigurable cache, for reliable wide-range low-voltage operations. The proposed cache has ability to reconfigure its associativity and capacity. This reconfigurability makes it possible to achieve optimal cache configuration which is suitable for the desired performance and voltage level of current workloads. We described details of its organization, reconfiguration mechanisms and several experimental results. Measurement-based evaluation results show that the proposed cache possesses the scalable characteristic of low-voltage reliability and that it can decrease V min by 140 mV. We also evaluated the power dissipation and the energy efficiency, and the evaluation results show that the proposed cache can reduce its power dissipation and energy efficiency by 67.48% and 26.70%, respectively. Our processor performance evaluation results shows that applying the proposed cache architecture results in 2.95% maximum IPC loss but it can choose various performance levels. The area overhead of the proposed cache is only 1.61% and 5.49% in 32-KB and 256-KB cache respectively.
